

FIG.1A PRIOR ART






FIG.1B PRIOR ART



# FIG.2A PRIOR ART



# FIG.2B PRIOR ART




FIG. 3 PRIOR ART







FIG. 4 PRIOR ART




# FIG.5A PRIOR ART



# FIG.5B PRIOR ART




# FIG.5C PRIOR ART



## FIG.6A PRIOR ART

### NEURON MOS INVERTER



## FIG.6B PRIOR ART

### NEURON MOS INVERTER




FIG.7




FIG.8







FIG.9






FIG. 10A




FIG. 10B

FIG.11




FIG.12

THRESHOLD ELEMENT	THRESHOLD VALUE	OUTPUT VALUE OF THRESHOLD ELEMENT			
		INPUT STATUS NUMBER			
		0	1	2	
TE [1]	-1	1	1	1	1
	1	0			
TE [2]	1	OUTPUT VALUE OF TE [1]=1	0	1	1
		OUTPUT VALUE OF TE [0]=0	1		
	3	OUTPUT VALUE OF TE [1]=1	0	0	
		OUTPUT VALUE OF TE [0]=0	1		
TE [3]	3	0	0	1	0
	5				

FIG.13

INPUT STATUS NUMBER	0	1	2
NEGATION OF OUTPUT VALUE OF TE [2]	1	0	0
	0	1	
NEGATION OF OUTPUT VALUE OF TE [3]	1	1	0
			1
OUTPUT VALUE OF TE [4]	1	0	0
	0	1	1

FIG.14

INPUT STATUS NUMBER	0		1		2	
	0	1	—	—	—	—
VALUE OF input 2 [1] TERMINAL	—	—	0	1	—	—
VALUE OF input 2 [2] TERMINAL	—	—	—	—	0	1
VALUE OF input 2 [3] TERMINAL	—	—	—	—	—	—
output TERMINAL	0	1	1	0	1	0

FIG. 15




FIG.16






FIG.17




FIG.18




FIG19




FIG.20





FIG. 21




FIG. 22





FIG.23



# FIG.24








FIG.26




FIG.27




FIG.28






FIG.29



# FIG.30



**FIG. 31**





FIG.32





**FIG. 33**





FIG.34



**FIG. 35**






FIG. 37





FIG.38



**FIG. 39**




FIG.40






FIG.41






FIG.42



**FIG. 43**



# FIG.44




FIG.45




FIG. 46







FIG.47



# FIG.48A



# FIG.48B



# FIG.48C






FIG. 49A




FIG. 49B




FIG.50




FIG.51




FIG.52




FIG.53




FIG. 54




FIG.55




FIG. 56






FIG.57

INTERVAL	I	II	III	IV	V	VI	VII	VIII
LOGIC FORMULA	$X'_1 \cdot X_2$	$X_1 \cdot X'_2$	$X'_1$	$X_1$	$X'_2$	$X_2$	$X_1 + X'_2$	$X'_1 + X'_2$

Variable	Mean	Standard deviation	Minimum	Maximum
Age	35.5	10.5	20	55
Gender	0.5	0.5	0	1
Marital status	0.5	0.5	0	1
Education	12.5	1.5	10	15
Income	15.5	5.5	10	25
Health status	0.5	0.5	0	1
Smoking status	0.5	0.5	0	1
Alcohol consumption	0.5	0.5	0	1
Exercise frequency	0.5	0.5	0	1
Stress level	0.5	0.5	0	1
Life satisfaction	0.5	0.5	0	1
Work satisfaction	0.5	0.5	0	1
Family satisfaction	0.5	0.5	0	1
Community satisfaction	0.5	0.5	0	1
Overall satisfaction	0.5	0.5	0	1

FIG.58




FIG.59




FIG.60




FIG.61

INTERVAL	I	II	III	IV	V	VI	VII	VIII
LOGIC FORMULA	$X'_1+X_2$	$X_1+X'_2$	$X_2$	$X'_2$	$X_1$	$X'_1$	$X_1\cdot X'_2$	$X'_1\cdot X'_2$

FIG. 61

FIG. 62A




FIG. 62B




FIG. 62C







FIG. 62D



**FIG. 63A**



**FIG. 63B**



**FIG. 64**






FIG.65




FIG. 66




FIG.67




FIG.68




FIG.69




FIG.70




FIG.71

INTERVAL	I	II	III	IV	V	VI	VII	VIII
LOGIC FORMULA	$X'_1 \cdot X_2$	$X_1 \cdot X'_2$	$X'_1$	$X_1$	$X'_2$	$X_2$	$X_1 + X'_2$	$X'_1 + X_2$

FIG.72A

FIG.72B

401 : FUNCTION RECONFIGURABLE INTEGRATED CIRCUIT







FIG.73






FIG.74

403




# FIG.75



# FIG.76A

OUTPUT SIGNAL STATE Y



# FIG.76B

m	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	Y
0	0	0	0	0
1	0	0	1	0
	0	1	0	0
	1	0	0	0
2	0	1	1	0
	1	0	1	0
	1	1	0	0
3	1	1	1	1

# FIG.77

404 : FUNCTION RECONFIGURABLE INTEGRATED CIRCUIT




FIG.78

501 : PRE-INVERTER




FIG.79

404




FIG.80

TERMINAL NAME	TERMINAL VOLTAGE DURING INITIALIZATION TIME				TERMINAL VOLTAGE DURING FUNCTION PROCESSING
	1	2	3	4	
ctl1	Vdd	→	→	→	Vdd
ctl2	Vdd	→	→	0	0
ctl3	Vdd	→	0	→	0
input 1	0	→	→	→	Vsig
input 2	0	V'conf	→	→	—

V'conf : VOLTAGE OF LOGICAL INVERSION OF FUNCTION CONFIGURATION DATA  
Vsig : INPUT SIGNAL VOLTAGE DURING FUNCTION PROCESSING

FIG.81

TERMINAL NAME	TERMINAL VOLTAGE DURING INITIALIZATION TIME			TERMINAL VOLTAGE DURING PERFORMING SELECTOR CAPABILITY
	1	2	3	
ctl1	Vdd	→	0	0
ctl2	Vdd	→	→	Vdd
ctl3	Vdd	0	→	0
input 1	0	→	→	CONTROL INPUT SIGNAL VOLTAGE
input 2	0	→	→	DATA INPUT SIGNAL VOLTAGE



FIG.82





FIG.83



# FIG.84

## 405 : FUNCTION RECONFIGURABLE INTEGRATED CIRCUIT




FIG.85

601 : NEURON MOS INVERTER HAVING A SWITCH




FIG.86

701 : PRE-INVERTER





FIG.87

700 : MAIN INVERTER



# FIG.88

TERMINAL NAME	TERMINAL VOLTAGE DURING INITIALIZATION TIME			TERMINAL VOLTAGE DURING FUNCTION PROCESSING
	1	2	3	
ctl1	Vdd	→	0	0
ctl2	Vdd	→	→	Vdd
ctl3	Vdd	→	→	Vdd
ctl4	Vdd	0	---	0
input 1	0	---	---	Vsig
input 2	0	---	---	Vconf

Vconf : VOLTAGE OF FUNCTION CONFIGURATION DATA  
Vsig : INPUT SIGNAL VOLTAGE DURING FUNCTION PROCESSING

# FIG.89

TERMINAL NAME	TERMINAL VOLTAGE DURING INITIALIZATION TIME			TERMINAL VOLTAGE DURING FUNCTION PROCESSING
	1	2	3	
ctl1	Vdd	→	→	Vdd
ctl2	Vdd	Vdd	0	0
ctl3	Vdd	→	→	Vdd
ctl4	Vdd	0	---	0
input 1	0	---	---	Vsig
input 2	V'conf	V'conf	V'conf	—

V'conf : VOLTAGE OF LOGICAL INVERSION OF FUNCTION CONFIGURATION DATA  
Vsig : INPUT SIGNAL VOLTAGE DURING FUNCTION PROCESSING

# FIG.90

TERMINAL NAME	TERMINAL VOLTAGE DURING INITIALIZATION TIME			TERMINAL VOLTAGE DURING PERFORMING SELECTOR CAPABILITY
	1	2	3	
ctl1	Vdd	→	0	0
ctl2	Vdd	→	→	Vdd
ctl3	Vdd	→	→	Vdd
ctl4	Vdd	0	→	0
input 1	0	→	→	Vsel
input 2	0	→	→	Vdata

Vsel : VOLTAGE OF ADDRESS SIGNAL OF DATA TO BE SELECTED  
Vdata : INPUT SIGNAL VOLTAGE OF DATA TO BE SELECTED

# FIG.91

TERMINAL NAME	TERMINAL VOLTAGE DURING INITIALIZATION TIME					TERMINAL VOLTAGE DURING PERFORMING SELECTOR CAPABILITY
	1	2	3	4	5	
ctl1	Vdd	→	→	→	0	0
ctl2	Vdd	→	→	→	→	Vdd
ctl3	Vdd	→	0	→	→	0
ctl4	Vdd	0	→	→	→	0
input 1	V'sel	V'sel	V'sel	0	→	—
input 2	0	→	→	→	→	Vdata

V'sel : VOLTAGE OF LOGICAL INVERSION OF ADDRESS  
SIGNAL OF DATA TO BE SELECTED  
Vdata : INPUT SIGNAL VOLTAGE OF DATA TO BE SELECTED



FIG.92




FIG.93




FIG.94




FIG.95






FIG.96

801 : FUNCTION RECONFIGURABLE INTEGRATED CIRCUIT





# FIG.98

jTH PRE - INVERTER 90]




FIG.99






FIG.100




FIG. 101A




FIG. 101B

i	1.0 < $\alpha$ < 2.0 SOLUTION OF $g(\alpha, i)$
2	1.6180
3	1.8393
4	1.9276
5	1.9660

FIG.102





FIG.103



# FIG.104

803 : FUNCTION RECONFIGURABLE INTEGRATED CIRCUIT




FIG.105

INV3 : NEURON MOS INVERTER




FIG.106





FIG.107





# FIG.108




FIG.109




FIG. 110

INPUT VARIABLE (X <sub>1</sub> ,X <sub>2</sub> )	U <sub>fg</sub> (Y <sub>p2</sub> ,Y <sub>p3</sub> )							
	#0 (NULL)	#1 (AND)	#2	#3	#4	#5	#6 (XOR)	#7 (OR)
(0,0)	0(1,1)	0(1,1)	0(1,1)	0(1,1)	0(1,1)	0(1,1)	0(1,1)	0(1,1)
(1,0)	0(0,0)	0(0,1)	0(1,0)	0(1,0)	1(1,1)	1(1,1)	1(1,1)	1(1,1)
(0,1)	0(0,0)	0(0,1)	1(1,0)	1(1,0)	0(0,1)	0(0,1)	1(1,1)	1(1,1)
(1,1)	0(0,0)	1(0,1)	0(0,0)	1(1,0)	0(0,0)	1(0,1)	0(0,0)	1(1,1)

FIG.111




FIG.112

805 : FUNCTION RECONFIGURABLE INTEGRATED CIRCUIT







FIG.114



# FIG.115

802 : FUNCTION RECONFIGURABLE INTEGRATED CIRCUIT

